

Application Note: OR1711KSDC

High Efficiency, 200kHz, 100V Input, 1.2A Asynchronous Step Down Regulator

General Description

The OR1711KSDC is a high efficiency, current mode adaptive constant OFF time controlled asynchronous step-down DC/DC converter capable of delivering 1.2A output current. The OR1711KSDC operates over a wide input voltage range from 4.5V to 100V and integrates main switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Ordering Information

OR1711□(□□)□

Temperature Code

Package Code

Optional Spec Code

Ordering Number	Package Type	Note
OR1711KSDC	TSOT23-6	

Features

- Low $R_{DS(ON)}$ for Internal N-channel Power FET: 1Ω
- 4.5-100V Input Voltage Range
- 1.2A Output Current Capability
- 200kHz Pseudo Constant Switching Frequency
- Internal Soft-start Limits the Inrush Current
- Hic-cup Mode Output Short Circuit Protection
- EN ON/OFF Control with Accurate Threshold
- Cycle-by-cycle Peak Current Limit
- $0.6V \pm 1\%$ Reference Voltage
- RoHS Compliant and Halogen Free
- TSOT23-6 Package

Applications

- Non-isolated Telecommunication Buck Regulator
- Secondary High Voltage Post Regulator
- Automotive Systems
- Electric Bicycle

Typical Application




Figure1. Schematic Diagram





Figure2. Efficiency vs. Output Current



Pinout (top view)



Top Mark: T5xyz (device code: T5, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
BS	1	Boot-strap pin. Supply high side gate driver. Connect a 0.1μF ceramic capacitor in series with a 10Ω resistor between the BS and the LX pin.
GND	2	Ground pin.
FB	3	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in figure 1) to program the output voltage: $V_{OUT}=0.6 \times (1+R_1/R_2)$.
EN	4	Enable control. Pull high to turn on. Do not leave it floating.
IN	5	Input pin. Decouple this pin to GND pin with at least a 1μF ceramic capacitor.
LX	6	Inductor pin. Connect this pin to the switching node of the inductor.

Function Block




Figure3. Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage	-0.3V to 100V
BS-LX Voltage	-0.3V to 6V
FB, EN, LX Voltage	-0.3V to $V_{IN} + 0.3V$
Power Dissipation, P_D @ $T_A = 25^\circ C$ TSOT23-6	1W
Package Thermal Resistance (Note 2)	
θ_{JA}	100°C/W
θ_{JC}	25°C/W
Junction Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C
Dynamic LX Voltage in 10ns Duration	IN+3V to GND-5V

Recommended Operating Conditions (Note 3)

Supply Input Voltage	4.5V to 100V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C

Electrical Characteristics

($V_{IN} = 48V$, $V_{OUT} = 12V$, $L = 6.8\mu H$, $C_{OUT} = 10\mu F$, $T_A = 25^\circ C$, $I_{OUT} = 0.1A$, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		4.5		100	V
Quiescent Current	I_Q	$I_{OUT}=0$, $V_{FB}=V_{REF}\times 105\%$		100	150	μA
Shutdown Current	I_{SHDN}	EN=0		9	20	μA
Feedback Reference Voltage	V_{REF}		0.594	0.6	0.606	V
FB Input Current	I_{FB}	$V_{FB}=V_{IN}$	-50		50	nA
Power FET RON	$R_{DS(ON)1}$			1		Ω
Power FET Peak Current Limit	$I_{LIM,TOP}$		1.8	2.1	2.6	A
EN Rising Threshold	V_{ENH}		1.14	1.2	1.26	V
EN Falling Threshold	V_{ENL}		0.94	1	1.06	V
Input UVLO Threshold	V_{UVLO}				4.5	V
Input UVLO Hysteresis	$V_{UVLO,HYS}$			110		mV
Switching Frequency	f_{SW}			200		kHz
Switching Frequency Accuracy	$f_{SW,ACC}$		-20		20	% f_{SW}
Min ON Time	$t_{ON,MIN}$			80		ns
Min Off Time	$t_{OFF,MIN}$			80		ns
Soft-start Time	t_{SS}			800		μs
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$
Thermal Shutdown Hysteresis	T_{HYS}			15		$^\circ C$

Note 1: Stresses beyond “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a two-layer Orange Evaluation Board.

Note 3: The device is not guaranteed to function outside its operating conditions.




Typical Performance Characteristics


Efficiency vs. Output Current
($L=68\mu\text{H}/\text{CDRH8D43-680NC}$)




Efficiency vs. Output Current
($L=47\mu\text{H}/\text{CDRH8D43-470NC}$)




Load Transient
($V_{\text{IN}}=48\text{V}, V_{\text{OUT}}=12\text{V}, I_{\text{O}}=0 \sim 0.6\text{A}$)




Load Transient
($V_{\text{IN}}=48\text{V}, V_{\text{OUT}}=12\text{V}, I_{\text{O}}=0.12 \sim 1.2\text{A}$)



Output Ripple
($V_{\text{IN}}=48\text{V}, V_{\text{OUT}}=12\text{V}, I_{\text{O}}=0\text{A}$)









Output Ripple
($V_{\text{IN}}=48\text{V}, V_{\text{OUT}}=12\text{V}, I_{\text{O}}=1.2\text{A}$)






OR1711KSDC






Startup from EN
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=0A$)




Time (2ms/div)

Shutdown from EN
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=0A$)




Time (400ms/div)

Startup from EN
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=1.2A$)




Time (2ms/div)

Shutdown from EN
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=1.2A$)




Time (2ms/div)

Hard Short Protection
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=0A \sim$ Short)



Time (20ms/div)

Hard Short Protection
($V_{IN}=48V$, $V_{OUT}=12V$, $I_O=1.2A \sim$ Short)



Time (20ms/div)



Operation

The OR1711KSDC is a high efficiency, current mode adaptive constant OFF time controlled asynchronous step-down DC/DC converter capable of delivering 1.2A output current. The OR1711KSDC operates over a wide input voltage range from 4.5V to 100V and integrates main switch with very low $R_{DS(ON)}$ to minimize the conduction loss. Low output voltage ripple and small external inductor and capacitor sizes are achieved at 200kHz switching frequency.


Applications Information

Because of the high integration in the OR1711KSDC the application circuit based on this IC is rather simple. Only the input capacitor C_{IN} , the output capacitor C_{OUT} , the output inductor L_1 and the feedback resistors (R_1 and R_2) need to be selected for the target applications.

Feedback Resistor Divider R_1 and R_2

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R_1 and R_2 . A value between 10k Ω and 1M Ω is highly recommended for both resistors. If V_{OUT} is 1.2V, $R_1=100k\Omega$ is chosen, then using the following equation, R_2 can be calculated to be 100k Ω :

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1.$$



Input Capacitor C_{IN}

The ripple current through the input capacitor is calculated as:

$$I_{C_{IN_RMS}} = I_{OUT} \times \sqrt{D(1-D)}.$$

To minimize the potential noise problem, we place a typical X5R or a better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} and IN/GND pins. In this case, a 1 μ F low ESR ceramic capacitor is recommended.

Output Capacitor C_{OUT}

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For most applications, an X5R or a better grade ceramic capacitor larger than 22 μ F capacitance can work well. The capacitance derating with DC voltage must be considered.

Output Inductor L

There are several considerations in choosing this inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$

Where f_{SW} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The OR1711KSDC is quite tolerant of different ripple current amplitudes. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{2 \times f_{SW} \times L}$$

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with $DCR < 50m\Omega$ to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.94V) will shut down the device. During the shutdown mode, the OR1711KSDC shutdown current will drop to lower than 10 μ A.


again. Driving the EN pin high (>1.26V) will turn on the IC

It is not recommended to connect EN and IN directly. A resistor in a range of 1k Ω to 1M Ω should be used if EN is pulled high by IN.




External Bootstrap Capacitor

This capacitor provides the gate driver voltage for internal high side MOSFET. A 100nF low ESR ceramic capacitor in series with a 10Ω resistor connected between the BS pin and the LX pin is recommended.



Load Transient Considerations

The OR1711KSDC integrates the compensation components to achieve good stability and fast transient responses. In some application, adding a 47pF ceramic capacitor in parallel with R_1 may further speed up the load transient responses, thus it is recommended for applications with large load transient step requirements.



Layout Design

The layout design of the OR1711KSDC is relatively simple. For the best efficiency and to minimize noise problem, the following components should be placed close to the IC: C_{IN} , L_1 , D_1 , R_1 and R_2 .

- 1) It is desirable to maximize the PCB copper area connected to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane will be highly desirable.
- 2) C_{IN} must be close to the IN and GND pins. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 4) The components R_1 and R_2 and the trace connected to the FB pin must not be adjacent to the LX node on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at the shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down 1MΩ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at the shutdown mode.






Figure4. PCB Layout Suggestion




TSOT23-6 Package Outline & PCB Layout




Top view



Side view



Front view



Recommended Pad Layout


Notes: All dimension in millimeter and exclude mold flash & metal burr.




Taping & Reel Specification

1. Taping orientation

TSOT23-6



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
TSOT23-6	8	4	7"	400	160	3000

3. Others: NA



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Jun.10, 2021	Revision 0.9B	Update the test conditions for the EC table: V_{IN} changes from 20V to 48V
Jul.20, 2020	Revision 0.9A	1. Update the BS pin description (page2); 2. Update the External Bootstrap Capacitor Application Information (page8).
May.7, 2020	Revision 0.9	Initial Release